

1890-0006

IN THE CLAIMS:

Please cancel claims 1, 11 and 19.

Please amend claims 2, 3, 6, 7, 10, 12-15, 18, and 20-24 as set forth below.

A complete listing of the claims of this application and their current status follows:

1. (cancelled)
2. (currently amended) A The system of claim 1 comprising:
a memory, wherein the memory includes a plurality of logical memory devices; and
a network switch coupled to the memory, wherein the switch is adaptable to write a
first portion of received packet data to a first of the plurality of logical memory devices and to
write a second portion of the packet data to a second of the plurality of logical memory
devices and wherein the network switch is further adaptable to write a third portion of the
received packet data to a third of the plurality of logical memory devices.
3. (currently amended) The system of claim 1 wherein the network switch
comprises a memory controller.
AM Cont X
4. (original) The system of claim 3 wherein the memory controller comprises:
a first memory controller component coupled to the first logical memory device; and
a second memory controller component coupled to the second logical memory device.
5. (original) The system of claim 4 wherein the first memory controller component
and the second memory controller component access the corresponding logical memory
devices via a shared address line.
6. (currently amended) The system of claim 2 wherein the first, second and third of
the plurality of logical memory devices comprise synchronous dynamic random access
memories (SDRAMs).

1890-0006

7. (currently amended) The system of claim 2 wherein the first of the plurality of logical memory devices comprises a synchronous static random access memories (SSRAMs) and the second and third of the plurality of logical memory devices comprise synchronous dynamic random access memories (SDRAMs).

8. (original) The system of claim 3 wherein the memory controller maintains a record of the last of the plurality of logical memory devices that was written to.

9. (original) The system of claim 3 wherein the network switch further comprises:
a receiver coupled to the memory controller;
a transmitter coupled to the memory controller;
address resolution logic coupled to the memory controller; and
packet queuing control coupled to the memory controller, the receiver, the transmitter and the address resolution logic.

10. (currently amended) The system of claim 3 or 9 wherein the network switch further comprises a media access controller (MAC) coupled to the receiver, wherein the MAC receives packet data via a plurality of ports coupled to the receiver.
*AM
Cont*

11. (cancelled)

12. (currently amended) A network switch ~~The system of claim 11 comprising:~~
a first media access controller (MAC) coupled to a plurality of ports;
a receiver coupled to the first MAC; and
a memory controller coupled to the receiver, wherein the memory controller is
adaptable to write a first portion of a first data packet received from a first of the plurality of
ports to a first logical memory device and write a second portion of the first data packet
received from the first port to a second logical memory device and wherein the memory
controller is further adaptable to write a third portion of the first data packet received from the
first port to a third logical memory device.

1890-0006

13. (currently amended) The system of claim 11 12 wherein the memory controller is adaptable to write a first portion of a second data packet received from the first port to a third fourth logical memory device and write a second portion of the second data packet received from the first port to a fourth fifth logical memory device.

14. (currently amended) The system of claim 11 12 wherein the memory controller is adaptable to write a first portion of a first data packet received from a second of the plurality of ports to the first logical memory device and write a second portion of the first data packet received from the second port to a the second logical memory device.

15. (currently amended) The system of claim 11 12 wherein the memory controller comprises:

a first memory controller component coupled to the first logical memory device; and
a second memory controller component coupled to the second logical memory device.

16. (original) The system of claim 15 wherein the first memory controller component and the second memory controller component access the corresponding logical memory devices via a shared address line.

17. (original) The system of claim 12 wherein the first, second and third logical memory devices comprise synchronous dynamic random access memories (SDRAMs).

18. (currently amended) The system of claim 12 wherein the first logical memory devices device comprises a synchronous static random access memories (SSRAMs) and the second and third logical memory devices comprise synchronous dynamic random access memories (SDRAMs).

19. (cancelled)

20. (currently amended) A The method of claim 19 further comprising:

1890-0006

receiving a first data packet at a network switch;
writing a first portion of the first data packet to a first logical memory device coupled
to the network switch; and
writing a second portion of the first data packet to a second logical memory device
coupled to the network switch
writing a third portion of the first data packet to a third logical memory device coupled
to the network switch.

21. (currently amended) The method of claim 19 20 further comprising:
receiving a second data packet at a the network switch;
writing a first portion of the second data packet to the first logical memory device; and
writing a second portion of the second data packet to the second logical memory
device.

22. (currently amended) The method of claim 19 20 further comprising
determining at the network switch the last logical memory device to which a portion of the
first data packet was written.

23. (currently amended) The method of claim 22 20 further comprising:
determining whether the size of a third portion of the first data packet is less than a
predetermined value; and
if so, writing the third portion of the second data packet to both banks of a third logical
memory device.

24. (currently amended) The method of claim 22 23 further comprising:
determining whether the size of a third portion of the first data packet is less than a
predetermined value; and
if not, writing a first sub-portion of the third portion of the first data packet to a first
bank of a third logical memory device and writing a second sub-portion of the third portion of
the first data packet to a second bank of the third logical memory device.